

Fault Injection Methodologies: Implementation Aspects

Miguel A. Aguirre,

Departamento de Ingeniería Electrónica

Universidad de Sevilla (SPAIN)



Grupo de Ingeniería Electrónica Hipólito Guzmán, Javier Barrientos, Luis Sanz, Rogelio Palomo, Fernando Muñoz, Fernando Márquez



Concepts

Emulation

Basic

Techn

Other Uses

CASE

STUDIES

Fault Inj. in SRAM **FPGAs**

Motivation

- Fault injection is a good method for predicting the behavior of a digital circuit under radiation environment.
- It is easy, cheap and effective, and a good complement the beam testing.
- It is a design tool. The designer can assess many time and make the necessary arrangements to improve the robustness of the design.
- There is a huge amount of additional information that could be extracted to protect your design.
- SRAM FPGAs are an interesting concern in the space community. Also fault injection is a good method to improve your design.



Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs This lesson is a compendium of procedures and methods around any fault injection platform. We present a catalogue of all the possible analysis reports that can be extracted from a design and applications for netlist and for SRAM FPGAs

> We will make the emphasis on the tool FT-UNSHADES2

> > Seressa 2015 Puebla(México), by M.A. Aguirre



tool

Who can take benefit from FI?

• The design engineer with a predicting



Motivation

Basic Concepts

Emulation

Techn

Other Uses

CASE

STUDIES

Fault Inj. in SRAM EPGAs The test engineer with a diagnostic tool







Summary

- Motivation
- Basic Concepts
- Emulation Technologies
- Advanced Fault Injection
- CASE STUDYs
- FPGA mode

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

Seressa 2015 Puebla(México), by M.A. Aguirre



Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

I. What is expected from FI to Netlists?

- FIN is a method of simulating of THE CONSEQUENCES of SEE in your netlist
- Characterize the vulnerability of a design, at NETLIST level, to radiation
- Check and verify the protections inserted.
- Model the spontaneous changes of the content of registers while it is being executed.
- Platform is THE INSTRUMENT for **assessing** the **robustness** and the effectiveness of your **mitigation logic**.





UNERSIDAD OF SEVEN	Definitions and Fundamental
	Terms
	 A design to be characterized (DUT)
	 A set of stimuli (workload)
	 A method of modification of the state
Motivation	(injector)
Basic Concepts	 Control of the injection
Emulation Techn	 A method to evaluate the effects of the fault
Other	injection. (Platform)
Uses	 Dictionary generation
STUDIES	Fault injection platform is a system that produces perturbations on the
Fault Inj. in SRAM	normal execution of a design, simulated or emulated, knowing a priori <i>where</i> , <i>when</i> and <i>how</i> the injection is, and assessing the results.
	Seressa 2015 Puebla(México), by M.A. Aguirre



Seressa 2015 Puebla(México), by M.A. Aguirre



The environment

Simulation

The Questa® Verification Solution

- © Simple, easy, flexible
- Unlimited size
- Oeep analysis
- Hardware independent (One PC is enough)
- 😕 Slow
- 😕 No FPGA mode

Grad

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs



Emulation

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs SYNOPSYS' Synplify Premier

- ☺ Much faster and repetitive
- Post-synthesis
- ☺ FPGA mode
- Size independent (if it fits)
- PFGA architecture dependent



XILINX

ALL PROGRAMMABLE

This presentation



Config memory

Seressa 2015 Puebla(México), by M.A. Aguirre

Injection over



Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

Fault injection and radiation testing

 If we test an Integrated circuit we obtain a cross section which is the result between:

#of errors detected/fluence <> Energy of particles (LET)

An error is detected when it is propagated to the primary outputs of the device: then depends on the functional architecture of the circuit.

This term is measured with fault injection



• Laser based fault injection

Accelerators and Microprobes

Motivation Basic Concepts Emulation Techn Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

Seressa 2015, Pueba (México), by M.A. Aguirre



Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

Once we know about the basics of the game... let's start to play



Seressa 2015 Puebla(México), by M.A. Aguirre



Concepts

Emulation

Basic

Techn

Other Uses

CASE

STUDIES

Fault Inj. in SRAM FPGAs

3. Emulated Fault injection.

- 3.1 Gross numbers
- 3.2 Fault models
- 3.3 Campaign

3.4 An example



3.1 Campaign concepts

- A campaign is a huge number of FI, at different locations and different cycles
- For each FF, record the number of faults injected, and record the faults detected





Concepts

Emulation

Basic

Techn

Other

Uses

CASE

STUDIES

Fault Inj. in SRAM FPGAs

Architectural defects detected

- I. Collapsed TMRs
- Redundancy is the general method to mitigate single faults
- 2. Redundancy may be collapsed in synthesis process



 It is convenient to check redundancy persistence in netlist at post-synthesis level. Redundant elements could be removed due to synthesis.



Architectural defects detected

Faults are injected to well determined FFs
 Classification of the sensitivity to faults by FF: Extract
 K by FF.





Seressa 2015 Puebla(México), by M.A. Aguirre



Architectural properties

2. Hierarchical analysis

#faults detected	#faults injected	K
21970	50000	43,6%
5466	18345	29,8%
3969	15347	25,8%
12355	16308	75,7%
	#faults detected 21970 5466 3969 12355	#faults detected #faults injected 21970 50000 5466 18345 3969 15347 12355 16308

module	#faults detected	#faults injected	К
top/module2	3969	15347	25,9%
top/module2/submodule1	1302	5345	24,3%
top/module2/submodule2	774	4798	16,1%
top/module2/submodule3	1893	5204	36,4%

module	#faults detected	#faults injected	К
/top/module2/submodule1	1302	5345	24,3%
/top/module2/submodule1/FF1	533	1835	29,1%
/top/module2/submodule1/FF2	313	1356	23,1%
/top/module2/submodule1/FF3	456	2154	21,1%

Seressa 2015 Puebla(México), by M.A. Aguirre

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs



Architectural properties

2. Hierarchical criticality analysis

Criticality levels are assigned to





Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs Hierarchical criticality is a method for the **ANALYSIS** of the capacity of the system Workload-Design to propagate faults to primary outputs. During the design phase the designer can repeat several times the process and improve the internal rates.

It also provides a methodology to **selectively** introduce mitigation strategies





3.2 Fault models

Three relevant fault models :

- Single Event Upset
 - Modify one single memory cell
- Multi Bit Upsets
 - The physical description has to be considered to introduce multiple modifications
 - Pairing two or more registers is a solution.
- Single Event Transients
 - Pulses depending on several factors, mainly ion impact energy
 - Propagation drives to a set of FFs paired by the logic cones.

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs



Motivation Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

Fault models

- SOFT ERRORS that can be represented in a fault injection system are:
 - Single Event Upset is modeled by a single BIT-FLIP at any memory location of a circuit, at any clock cycle of the workload.





• Multi Bit Upset is modeled by simultaneous BIT-FLIPs at a number of adjacent memory locations of a circuit, at any clock cycle of the workload.





Seressa 2015 Puebla(México), by M.A. Aguirre

Basic Concepts

Motivation

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs



Single Event Transients

There are several approaches.

Two stages of fault injection: Logical analysis + FI.

- Single event upsets are phenomena that involve energy and LET. Pulses are propagated under three assumptions:
 - If the impact hits with Enough energy
 - If the internal logic avoids the Logical filtering
 - If the impact instant is inside the Capture window of FFs (clock frequency)
- As FI represents a worst case of the physical event, the logical analysis is made considering that the logical filtering allows the propagation of pulses to one or several registers.

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs



Single Event Transients

- From the logical analysis the pulses are propagated to the registers that capture the state.
- Depending on the energy of the impact the width of the pulse, the logical analysis provides different register pairings.





Single Event Transients



Emulation Techn

Concepts

Motivation

Basic

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs A pairing database with injection time feed the injection system and assesses the logical effect of

MA Aguirre, V Baena, J Tombs, M Violante. "A new approach to estimate the effect of single event transients in complex circuits" Nuclear Science, IEEE Transactions on 54 (4), 1018-1024 Aguirre



Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

3.3 Gross numbers.

After a campaign...What do we obtain at a glance?

First is a gross number:

For a design, for a workload, for a set of faults

K= #faults detected #faults injected A representative K helps to the designer and the test engineer

Is this K representative of a real case? Which are the limitations of the approach? Can we extract more information?



1171	

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs • The answer is **no**, K is not representative if certain considerations are not taken.

Undetected faults can:

- Remain present in the design (latent)
- Be corrected (silent)
- ... or simply unintentionally overwritten.

Kr= #faults detected + #faults latent + #fault overwritten #faults injected

 But... in the beam there is no way to inspect the internals of one device so... K has to be representative!!!

Kr > K



A simple example

• An SRAM memory with different workloads



- An SRAM memory is a very observable device. Just read all the memory map and obtain all the effects.
- Typically all-1's is preloaded and then exposed to the beam.
- The all-0's is preloaded and then exposed to the beam.
- Discrepancies due to particle hitting are easy to collect
- Cross sections are calculated, with fluences, energies and data collected.



Imagine that it is forgotten to read a small part of the SRAM

Particles hitting that cause SEE are not detected at the outputs

Motivation Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

Imagine that during the test the memory is written

Particles hitting that cause SEE are erased, being overwritten by the initialisation process,

DECODER



Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs Monitoring the primary outputs is not enough. Following this approach a latent analysis at each run has to be performed to obtain a refined K



Latent faults are events that are not propagated to primary outputs due to or an absence of clear paths or due to bad stimuli set



Concepts

Emulation

Basic

Techn

Other

Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

Open questions:

- I. Can the FI extract more information about the design behavior?
- 2. Is possible to check the architecture in depth? (mitigation techniques...)
 - 3. Can K be improved in any way?
 - 4. How other Single Event Effects can be modeled?


3.4 An example

Measurements of fault injection applied to a IEEE 802.15.4 transmitter Hierarchical description





Decisions

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs What to do with this information:

- Architectural vulnerability factor
- Latency of SEE
- Hierarchical analysis
- Selective Protections
- Observability of faults



Architectural properties

3. Mitigated or fully unprotected version of the design.

• Inject over a mitigated version:



Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

- V' is mitigated and V is thus propagated.
 Mitigation structures reduces the OBSERVABILITY of the faults.
- K decreases to zero if the design is better mitigated.



Concepts

Emulation

Basic

Techn

Other

Uses

CASE

STUDIES

Fault Ini.

FPGAs

Architectural properties

3. Mitigated or fully unprotected version of the design.

- But...
 - The design that is fabricated and tested in the beam is the mitigated version.
 - 2. Typically the protections become ineffective over certain LETs.
 - 3. Failures, if existing, should be propagated to the primary outputs

The recommendation is to assess the Fault Injection campaign over **both** versions of the netlist: -non mitigated to obtain a good assessment of the workload quality (Observability of faults) -mitigated to detect abnormal situations due to redundancy collapsing in the synthesis process.

Seressa 2015 Puebla(México), by M.A. Aguirre



Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

4. Other Uses of FIN

- 4.1 Relaxing the comparator (Systemic view)
- 4.2 Quality of Workload.
- 4.3 Fault diagnosis
- 4.4 Microprocessors
- 4.5 Initialization Policy

UNERSIDAD OF

4.1 Relaxing the comparator

- It is used to detect faults at primary outputs.
- Use of a single bit comparison is very strict.
- The comparator have to be flexible enough

Basic Concepts

Motivation

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs If your design car recover data you can mitigate "selectively" your design.



in SRAM FPGAs



Seressa 2015 Puebla(México), by M.A. Aguirre



Heat Zones

• Cycle-by-cycle comparison suggests system is very sensitive





But... can the receptor recover correct data from a "wrong" transmitted frame?



Seressa 2015 Puebla(México), by M.A. Aguirre



Motivation
Basic
Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

4.2 Quality of Workload.

- A Fault Injection platform can be seen using another perspective: Assess the workload.
 - The criticality analysis is a matter of controllability and observability of faults.
 - Let us think, instead on the design structure, on the set of stimuli.
 - We can make the faults more controllable and observable, if the adequate sequence of inputs are applied



Concepts

Emulation

Basic

Techn

Other

Uses

CASE

STUDIES

Fault Inj. in SRAM EPGAs

Quality of Workload.

• A hierarchical analysis provide an assessment of the quality of the stimuli set. But... what for?

Let us think on the beam testing.

 The observability is reduced to monitoring the PRIMARY outputs



Seressa 2015 Puebla(México), by M.A. Aguirre



Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

- The quality of the workload is an index of capacity of detection of faults.
- The workload is part of the set-up in a dynamic beam experiment.
 - The beam experiments should be with the best capacity of control and observation of faults, but...

What happens if a fault is detected? How to proceed?



4.3 Fault diagnosis

During the beam experiment a fault is detected.





Fault diagnosis

- The test engineer is not the design engineer.
- The beam test normally records the waveforms at the primary outputs.



Can the Fault Injection procedures help to the beam test?

Motivation

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs



Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

- A solution is to complement the FI dictionary with additional information:
 - I. In-beam: record output waveform until the end of the workload, to characterize the fault
 - 2. In-FI: Create a database
 - I. Where, When, How and **Output** waveforms
 - 3. Pattern matching with the in-beam outputs
- The dimension of the database of output waveforms is tremendous
- Pattern matching is not an easy task.



Motivation	
------------	--

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

- Hash codes: A function that is used to detect failures of the consistency in a sequential system.
 - There are many formulations of hash codes.
 - Let's select one that requires, in its hardware view, one clock cycle for computing.
 - It monitorizes primary outputs. It is external, non invasive.
- Fault dictionary takes the form:
 - Where, When, How and Hash code







Fault Inj. in SRAM **FPGAs**

Fault Diagnosis

 Fault dictionaries relate a given signature to an internal fault

Motivation		Signature	Affected Nodes	Clock Cycle		
Basic Concepts		••••				
		#F091DCE2	04421			
Techn	7	#BAD1F009	/alu/aux_reg<4>	15673		
Other Uses	7	#DA09F56B	/driver/ADDRmem<13>	25670		
CASE	7	#100DCC35	/tx_buffer/sr<3l>	65389		
STUDIES		••••	••••	••••		



Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

- SpaceWire Codec IP core
 - 56% of errors are univocal
 - 7% of errors have two candidates
 - 37% of errors have three or more candidates





Concepts

Emulation

Basic

Techn

Other Uses

CASE

STUDIES

Fault Inj. in SRAM <u>FPGA</u>s

Results

All the hitting particles were identified with their corresponding hash codes This technique shows the utility of FIN in the identification of beam test results.



Concepts

Emulation

Basic

Techn

Other Uses

Fault diagnosis

- Radiation test results are difficult to interpret
- Hash code allows the identification of faults in radiation experiments
- Hash codes help to define candidates to study when an error is found.
- Fault dictionary should be generated over the unprotected version

CASE STUDIES

Fault Inj. in SRAM FPGAs A Metric for the Workload Quality is defined from the number of faults propagated, Q, but as the unique observable available are the outputs of the circuit, a second Metric is defined using the hash codes and the UNICITY of them.

U STOAD OF

4.4 Microprocessors

- Micros are devices with a very particular architecture.
- Not always the design description is available





Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

Microprocessors

- Injection is produced using pieces of code that introduce bit-flips under the execution of an event, i.e. an interrupt, and a spontaneous change in an accumulator.
- Software protections are extra instructions that produce self checks and self corrections, supervising the program flow or data flow.



Seressa 2015 Puebla(México), by M.A. Aguirre

Microprocessors

- Not always the structure is completely reached
- Fault detection is made monitoring the primary outputs
 - ... and comparing with a "gold" execution





Microprocessors

- The comparison is not made cycle accurate.
- The overhead is to apply extra routines for correcting the faults->extra clock cycles are needed with respect to the gold table
- Introduce extra logic that takes considers the repairing
 time in the comparison





Microprocessors

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

- Due to the "smart table" the flexible comparator allows relaxed comparisons, non clock-cycle accurate
- The fault correction process takes extra clock cycles until the processor is realigned



4.5 Initialization Policy

- There are FFs WITHOUT reset signal
- Latency means the internal presence of a fault at the end of the workload,
- Then, restart for the next run
- The first stimuli should a be "reset sequence"-> then a latency check is performed.
- Detect if there are faults still present!!

Persistence of faults in consecutive RUNS reveals that the circuit is not re-starting from a known state. Is the initialization policy correct?

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs



How is it detected?

We found some faults detection in clock cycles BEFORE the injection time. How it is possible?

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs Circuit REMINDS faults propagated to non reset FFs due to PREVIOUS injections. We call this as "Memory Efffect

> Take care about your INITIALIZATION policy



Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs FIN is for digital circuits an ideal methodology to debug a design under a SEE in the earliest stages of the netlist, detect errors and take decisions, during DESIGN PHASE.



5. Case studies. Tool description.



Basic Concepts Emulation Techn Other

Motivation

Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

Seressa 2015 Puebla(México), by M.A. Aguirre





Motivation Basic Concepts

Emulation Techn

Other Us<u>es</u>

CASE STUDIES

Fault Inj. in SRAM FPGAs



5.0 Connecting to Universidad de Sevilla



Seressa 2015 Puebla(México), by M.A. Aguirre



Fault Inj. in **SRAM FPGAs**

Preparation

	1	Firefox 🔻						_ 0	x
	File Edi		/			לז ⊽ פ' [Anastilosis	<mark>۶</mark> ک	命
	Design	🔊 Más visitados 🔊 Últimas notici	as 💟 Marie Curie Actions 👯 D	iccionarios	s de Españ 🚹 Inicio 🝐 My Drive - G	oogle Drive 🗍 I	https://srv.aneca.es/A >>	Marc	cadores
	View: Hierarch	Facebook	× 🕅 http://xkcd.com/ra	adiation/	× 🗲 http://ftu.us.es/uff/to	ols/	× +		
		Logged as aguirre 🛛 🔛 To	ols 🗮 Designs 😃) Log out			esa	(ir)	Ø
		/ <u>tools</u> /							
		Make UCF file							
		Board	xc5vlx50t	•	The board for which the UCF file is ne	eded.			
otivation		PIN file	keccak.pin	-	The PIN description file.				
		Make DAT file							
asic		Board	xc5vlx50t	-	The board for which the DAT file is nee	ded.			
oncepts	·	PIN file	keccak.pin	•	The PIN description file.				
	No Process	VCD file	keccak.vcd	•	The VCD file.				
nulation		UUT name			Instance name of the Unit Under Test				
chn				-					
	- .	count.pin				50 bytes	Wed May 8 15:03:53 2013		
her	÷	count.ucf				71 bytes	Thu May 2 09:02:20 2013		
ses		countert.vcd				11.8 KB	Tue Apr 30 13:30:57 2013		
E	Start Frors	keccak.dat				0 bytes	Tue Apr 30 13:31:09 2013		
SF		keccak.pin				92 bytes	Tue Apr 30 09:12:41 2013		
		keccak.ucf				3.7 KB	Thu May 2 09:02:25 2013		
		keccak.vcd				9.9 MB	Thu Mar 28 00:38:43 2013		
	< III								
ault Ini	Errors								
auit inj.	<u>@</u>								
SRAM									

Options for campaigns in ASIC mode

Conectando × +			↔ _ □ <mark>×</mark>
walle.us.es/uff/designs/keccak/run/		V X 8 - INTA Facilities irradiation	
Logged as usuario 🔛 Tools 🔳 De	signs 😃 Log ou		💽 esa 👔 🧭
/ <u>designs / keccak</u> / <u>run</u> / Iterminal	Debug 🍯 Repeat		n Reboot n Reload Close
Run Campaign		No task in progress	
ASIC FPGA			
Where and when			
target_cycles *		All cycles when faults may be injected: allows ranges "min-max" or simple times "t" separated by commas "a-b,c,d-e" o	r an asterisk to represent all valid cycles.
target_regs *		All registers where faults may be injected: allows posix regular expressions.	
Injection schemas			
schema brief	¥	Define how registers and cycles are selected for injection: "parallel" executes max_runs runs, flipping flips_per_run bits	s each one. In each run one cycle and
sort_regs random	~	In "parallel" schemas, define how registers are selected. "increment" select the next flips_per_run registers each run. "	random" select flips_per_run random
e sort_cycles random	~	In "parallel" schemas, define how cycles are selected. "increment" select the next cycle each run. "random" select a ran	dom cycle each run. "shuffle" as "increment",
max_runs 1000		In "parallel" schemas, number of runs performed.	
flips_per_run 1		In "parallel" and "exhaustive" schemas, number of bits flipped per run.	
drop_on_damage 0		In "exhaustive" and "from_file" schemas, when set to TRUE, it will cause to stop injecting in a particular register set when	en the first damage is found.
Other			
analysis_level damage	~	Where to search for damage. "damage" don't search further than usual. "latent" searches for internal errors. "output" co	mpares registers in the faulty_regs_out and
stop_on_damage 0		If TRUE, the campaign will stop as soon as the first damage is found.	
damage_per_run 1		Maximum number of errors that will be processed each run before giving up. Set to 0 to process all errors.	
unflip_after_run 0		If TRUE, the original value of all flipped bits will be restored after each run.	
Conectado a b4.arcadeweb.com			
			📟 🔺 🛍 🔐 🏀 6:14
PGAs			

Seressa 2015 Puebla(México), by M.A. Aguirre




Multibit, MBUS

e

2

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs



٠



Concepts

Emulation

Basic

Techn

Other Uses

CASE

STUDIES

Fault Inj. in SRAM FPGAs

5. Case studies

- 5.1 Fully implemented 16 bits counter
- 5.2 Half protected 16bits counter
- 5.3 openmsp430 with peripherals
- 5.4 openmsp430 selective injection



5.1 Fully implemented 16 bits counter



Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs See in FT-UNSHADES2 the results Why all the faults are visible?



Motivation Basic Concepts Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs



See in FT-UNSHADES2 the results Can we preserve the redundancies during the synthesis?

Seressa 2015, Pueba (México), by M.A. Aguirre



5.2 Half-protected 16bits counter



CASE **STUDIES**

Basic

Techn

Other Uses

Concepts

Fault Inj. in SRAM **FPGAs**

See in FT-UNSHADES2 the results Can we see the propagation of faults?

Seressa 2015, Pueba (México), by M.A. Aguirre

U AN

Fault Inj.

in SRAM FPGAs

5.3 openMSP430 with peripherals

- I6 bits microprocessor
- Cycle accurate with commercial MSP430
- Written in Verilog with "open style"

Motivation	Drogrom		P1 P2
Basic Concepts	Program	openiviSP430	, . 2
Emulation Techn			Т1
Other Uses			
CASE STUDIES	Data		

See in FT-UNSHADES2 the injection results Can we see the reset problem?



5.4 openmsp430 selective injection

- Same design and application
- Selective injection

See in FT-UNSHADES2 the injection results Can we see the reset problem? Can we say anything about the current application?

Seressa 2015, Pueba (México), by M.A. Aguirre

Basic Concepts

Motivation

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs



Part II: Fault injection in SRAM-FPGAs

- Antifuse FPGAs are treated as ASICs.
- We want to study the design to be used in THAT SRAM-FPGA
- Currently the target is XC5VFX70T
 Open questions:
 - . Other device of the same family
- 2. Other family of the same vendor

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs



Concepts

Emulation

Basic

Techn

Other

Uses

CASE

STUDIES

Fault Inj.

- SRAM FPGAs related injection platform
- In spite of a 100% occupation, only a small amount of resources are related to the design.
- Particle hits to unrelated resources do not affect to the design behavior
- Particle hits to related parts can affect to the design behavior



Concepts

Emulation

Basic

Techn

Other Uses

CASE

FT-UNSHADES2 approach

- Reuse the FT-UNSHADES2 hardware platform
- The principles:

A fault on one configuration bit will not propagate to any other confguration bit (Is it totally true?)

A fault configuration bit can propagate to the circuit logic

- Make the DYNAMICAL injection
- Technique: inject and repair (fast scrubbing)





Concepts

Emulation

Basic

Techn

Other Uses

CASE

STUDIES

Fault Inj.

GAS

Essential bits

- Essential bits are defined here as those bits associated with the circuitry of the design, and are a subset of the device configuration bits.
- If an essential bit is upset, it changes the design circuitry. However, the upset might not affect the function of the design.
- They are calculated from BitGen utility (v 13.4)
 - From the essential bits file we calculate the sentitive bits map





Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

Possible fault classification

- Unrelated bits: They do not affect to the user circuit
- Essential bits:
 - Electrical faults: Affect to capacities and resistivity of wires
 - **Functional faults** (critical): Affect to functional structures
 - **"Destroy" faults**: Affect to other configuration bits. Cannot be repaired.
- **Content faults**: Affect to potentially writeable structures (LUT, UR, BRAM...)
- **Structural faults**: Affect to elements of the basic configuration of the FPGA.



FPGA mode

- Campaings over configuration bits
- ESSENTIAL bits campaings
- Discrimination between critical and electrical faults
- "Destroyer" configuration bits

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs





Analysis of individual faults

There are mechanisms that can do:

- I. Step by step propagation
- 2. Inspect internal values of the memory elements at any clock cycle

Observe in detail:

 How the faults are propagated through the netlist.

Latent faults

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

Analysis, fault propagation

- Memory elements are identified by their respective hierarchical path -> check if internal values are assigned properly
- Memory elements are internally read related to clock cycles -> a waveform is created showing how the injected fault is propagated.

							De	ebug	camp	baig	in													C X
Select ···	•	Deletes	selected	Dump selected	Reset		•	Signal	s	٠		Repea	t run			Step			Jump			Go to	1	
					6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
dbg_allow_g	pio_cycle	e_program	01000000											01000	0000									
dbg_cycles			FFFFFED)	FFFFFF	FFFFF	FFFFF	F	FXFFFFFFXF	FFFF	FFFFF	FFFFF	FFFFF	FFFFF	FFFFF	FFFFFF	FFFFF							
dbg_event_r	nask		7											7										
dbg_events			2											2										
📄 dbg_monito	r		0											0										
📄 dbg_monito	r_mask		1											1										
📄 gold			09				00		Х	01)	02	03	04	05	06	07	08	09	0A)	ОВ	OC)		0E	OF
gold_out			0											0										
🗌 seu			09				00		X	01	02	03	04	05	06	07	08	09	0A)	ОВ	OC)		0E	OF
seu_out			0											0										
step 40 load from '/ uploading co load from '/ uploading ve	usr/loc onfig usr/loc ctors	al/var/tnt Ok al/var/tnt . Ok	:/usuario/ :/usuario/	designs/test_8_dis designs/test_8_dis	tribmem/f	tunsha tunsha	des.bi des.da	.t' it'																

U STURE SIDAO OF SE											
http://walles/b01/debug/ >	K 💿 BOJA nº 242 de 2014. 1. Dis	× +								↔	- 0 ×
walle. us.es /uff/designs	:/b01/debug/					⊽ C' 🚦	- BOJA		<mark>ዖ</mark> ☆	≜ ∔ ∧	S 🐠 - 🗄
Logged as usuario 🔡 Tools	s 📕 Designs 😃 Log	out								esa	R C
/ <u>designs</u> / <u>b01</u> / <u>debug</u> Terminal Run Hie	/ erarchy 🏽 Debug 🔮 Repeat		No	o task in proç	jress				Reboot	n Reload	Close
	t [%] i ↓ [%] i	1	• •	→ - ~	4	Θ, –	Q				
		0	1	2	3	4	5	6	7	8	9
Input vectors	0000000	0000000	00000004	0000002	00000004 🗶 0	0000006	00000002	00000004	0000000	0000002	00000000
GOLD output vectors	8000000	0000000	<u>0 X</u>		80000000			00000000		X 8000	0000
SEU output vectors	8000000	0000000	<u> </u>		800000	0	,	X C0000000	X	80000000	
state	20	<u>80 X</u>	<u>20 X</u>	04 X	01 X	80)	40	<u>X 08</u>	X 02	X 80)	20
	A0	<u> 80 </u>	<u>20 X</u>	04X	<u>01 X</u>	80)	50	<u> </u>	X <u>06</u>	X <u>81</u>	X
step 5											
writeb state 82 82											
step 5											
<pre>loadvect input/singlereset.dat</pre>	245 vectors loaded										
configure input/b01.bit Ok 3378266 bytes sent											>
FPGAs						Se	ressa 20	5 Puebla(México), b	ov M.A. Agu	uirre

UNERSIDAD OF SERVICE	FPGA mo	ode: Fault in	configu	ration p	oropag	ated	to th	e outpu	Jts
http://ftu.uss/B01/debug	g/ 🗙 Mundial Baloncesto	2014: × +							- 0 _ ^
+ · · · · · · · · · · · · · · · · · · ·	jns/B01/debug/					ogle		☆ 自 ↓	·
Logged as aguirre 🔤 Tools	s 🔲 Designs 😃 Log	out				detec	tion	eesa	a 😭 🦪
/ <u>designs</u> / <u>B01</u> / <u>debug</u> Terminal Run			Reboot n Reload	Close					
			No task in pro	gress					
	† #	₩ ₩ ►	+ 	@ ⇒ Q					
		0 1 2 3	4 5 6	7 8 9	10 11	12 13	14 1	5 16 17	18 19
Input vectors	0000000	0000 X0000 X0000 X000	00 X0000 X0000	X0000 X0000 X0000.	X0000 X0000	X0000 X0000	. X0000 X000	00 X0000 X0000 X	0000 0000
GOLD output vectors	8000000	00000000 8000000	X 000000	00 X 8000000	X0000 X8000	X0000 C000.	8000	00000000 XC000 X	8000000
SEU output vectors	8000000	00000000 X 8000000	X 000000	00 X 8000000	X <u>0000</u> X <u>8000</u>	X0000. XC000.		0000000	
Bit_config	1	_			1				
	0	=1				0			
stato_FSM	01	80 20 04 01 X 80 20 04 01 X	80 X 4 X 08	X 02 X 80 X 20 X 02 X 80 X 20	X 04 01	X 10 X 20	<u>X</u> 04	01 <u>X</u> 10 <u>X</u> 20 <u>X</u> 00	04 X 01
									.::
step 10			inioctic	n					
writeb Bit_config 0			injectic	/11		DKO		o n	
step 5						pro	pagau	ON	
restart precondition failed: d wait a moment input/b01.bit 0k 3378266 bytes sent	evice must be configur	ed							
🖷 🧉 📄 💽	S 2	P3 (2) (1) (2) (2)		1921 da . d.	3.5	10 Mar 1	3.16-30		* 1:32
FPGAs					6	90			
					Seressa 20	UI5 Pueb	a Mexico)), by M.A.Agu	irre



Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

Mitigation

- Scrubbing: "Soft" overwriting of configurations
- Clock rate far from the theoretical limit
- TMR, EDACs,...
- TMR with rules for clock domains
- See Melanie, Fernanda, Stephen, Luca... recomendations in SERESSA 2015



FPGAs

Comparison between real testing and FIF





Motivation	in IC B I
Basic Concepts	X int cc
Emulation Techn	to
Other Uses	
CASE STUDIES	
Fault Inj.	

in SRAM **FPGAs**

Design implemented FX70T with same Os than Politecnico. 3, x30 replicas, TMRed, FX70T, but troduced an area onstraint equivalent LX50T



Design implemented in FX70T with IOs manually changed to fit in FTU2. B13, x30 replicas, XTMRed, FX70T, an area constraint equivalen to LX50T, and IOs for FTU2.

93









Each FPGA model is different Careful constraints can make it quite Similar to the one tested LX50 vs LX70 Same circuit Same technology Different size Different layout Different I/Os

-	Design and conditions	Device	Essential Bits	Total Essential Bits
	BI3_X30_XTMR (Polito circuit)	FX70T	1.912.920	18.936.096
	BI3_X30_plain (FTU2's circuit)	FX70T	1.922.272	18.936.096



Concepts

Emulation

Basic

Techn

Other Uses

CASE

STUDIES

Fault Inj. in SRAM FPGAs

• FAULT INJECTION for FPGA is a still open problem.

- There is a high necessity of using SRAM FPGAs is space systems
- The industry need solutions



Analog fault injection

- Environments for high radiation:
 - Particles of high energy affects to the integrity of electronic systems.



Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs

- Technology scale → most critical effects(SET)
 - Higher frequencies and smaller dimensions \rightarrow same effects with less charge
 - Increment in complexity if error nature \rightarrow specific analysis in analog domain



Motivation Basic Concepts **Emulation** Techn Other Uses CASE **STUDIES** Fault Inj. in SRAM

FPGAs

Analisis tool: AFTU

- AFTU* is a software tool for análisis of particle hitting in analog and mixed design
- ¿How does AFTU work?

*F. Márquez, F. Muñoz, L. Sanz, F.R. Palomo, and M. A. Aguirre. "AFTU, an Analog Single Event Effects automatic analysis tool" 5th International Workshop on Analogue and Mixed-Signal Integrated Circuits for Space Applications (AMICSA '14), Ginebra, July 2014

* Analog FTU, desarrollada mediante proyecto FT-UNSHADES2 (Fault Tolerant UNiversity of Seville HArdware DEbbugging System) financiado por ESA





Introducción



Fault Inj. in SRAM FPGAs • AFTU starts from a test-bench SPECTRE for the designer:





AFTU

Introducción



Fault Inj. in SRAM FPGAs • Emulates the radiation conditions:





AFTU

Introducción



Fault Inj. in SRAM FPGAs • Explores the vulnerabilities of the circuit under test:





Introducción

Diseño de

ADC flash

Basimienta de

Motivation

Concepts

Emulation

Techn

Other

Uses

CASE

STUDIES

Fault Inj.

in SRAM FPGAs

AFTU: impact model

- Model based on charge injection:
 - Use of configurable parameters (AHDL/VerilogA)



*REF: G. Messenger, "Collection of Charge on junction nodes from ion tracks", IEEE Transactions on nuclear science, vol.29, n° 6, Dec. 1982



Introducción



Basimienta de Conseptsajo Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs



*REF: G. Messenger, "Collection of Charge on junction nodes from ion tracks", IEEE Transactions on nuclear science, vol.29, n° 6, Dec. 1982



in SRAM **FPGAs**

AFTU: tool chain

Introducción	cadence
Diseño de	varios ficheros
ADC flash Motivation	netlist
Basichienta <mark>de</mark> Conseptsajo	
Emulation Techn	Before Design
Other Uses ineas	 Simular
CASE STUDIES	• vve r
Fault Inj.	

AFTU:

- gn using CADENCE
- lation with a test-bench
- need to generate the *netlist*



CASE

STUDIES

Fault Inj. in SRAM FPGAs

AFTU: *instrumentalize*

Introducción	cadence	aftu instrumentalize
Diseño de	varios ficheros	netlist.instrumentalized
ADC flash Motivation	netlist	netlist.nodes
Basichienta Congreptsajo	de	netlist.sources
Emulation Techn	 Using simular 	g instrumentalize a parser is implemented for a lator based on SPECTRE:
Other Uses Ineas	• The but	native netlist is substituted by other functionally identical with the radiation effects emulated

Netlist.nodes includes all the nodes to be observed

Netlist sources included all the nodes to be hitted.



Techn

CASE

Other

Useslineas

STUDIES

Fault Inj. in SRAM FPGAs

AFTU: ocean init



- User can config a AFTU project:
 - **Config** includes all the routes that are input to the circuit
 - Watch defines all the nodes to be monitored.
 - **Inject** dine WHAT, WHEN and HOW the injection is going to be.



AFTU: ocean cook





AFTU: test campaign





Concepts

Emulation

Basic

Techn

Other Uses

AFTU: case study

• Latch in 130 nm from ST Microelectronics.



CASE STUDYs

Fault Inj. in SRAM FPGAs • ¿Which is the critical charge that coult porvoque a SET and its ocurrence probability?


• Latch in 130 nm from ST Microelectronics.





• Latch in 130 nm from ST Microelectronics.





• Latch in 130 nm from ST Microelectronics.





FPGAs

AFTU: case study

• Latch in 130 nm from ST Microelectronics.





Basic

Techn

Other

Uses

CASE

FPGAs

AFTU: case study

- Latch in 130 nm from ST Microelectronics.
- Sensitivity mapSEE:





• A/DC SAR using tecnology 250 nm SiGe from IHP.



• Critical component: comparator

*F. Márquez, F. Muñoz, F.R. Palomo, L. Sanz, E. López-Morillo, M.A. Aguirre, A. Jiménez "Automatic Single Event Effects sensitivity analysis of a 13-bit Successive approximation ADC" Nuclear Science, IEEE Transactions on , vol.62, no.4, pp.1609-1616, Aug. 2015

Basic

Motivation

Emulation

Concepts

Techn

Other Us<u>es</u>

CASE STUDYs



• A/DC SAR using tecnology 250 nm SiGe from IHP.







CASE STUDYs





• A/DC SAR using tecnology 250 nm SiGe from IHP.

Transistor	Carga	Tiempo de impacto	Trec	Vmax(∨)
	inyectada (C)	(seg)	(nseg)	
I15_P3	5,00E-13	2,00E-05	6,2	1,322
I15_P3	2,00E-13	2,00E-05	7,2	1,497
I18_N0	5,00E-13	2,00E-05	2	0,067
I18_N0	2,00E-13	2,00E-05	0	0,061
I18_N1	5,00E-13	2,00E-05	15000*	1,667
I18_N1	2,00E-13	2,00E-05	10,4	1,676
I18_N2	5,00E-13	2,00E-05	15000	2,131
I18_N2	2,00E-13	2,00E-05	290,1	2,143
I18_P0	5,00E-13	2,00E-05	15000	1,668
I18_P0	2,00E-13	2,00E-05	10,4	1,676
I18_P1	5,00E-13	2,00E-05	15000	1,668
I18_P1	2,00E-13	2,00E-05	10,4	1,676
I18_P2	5,00E-13	2,00E-05	15000	2,131
I18_P2	2,00E-13	2,00E-05	290,1	2,143
I18_P3	5,00E-13	2,00E-05	15000	2,131
I18_P3	2,00E-13	2,00E-05	290,1	2,143
123_N0	5,00E-13	2,00E-05	0	0,0015

Motivation

Basic Concepts

Emulation Techn

Other Uses neas

CASE STUDYs



• A/DC SAR using tecnology 250 nm SiGe from IHP.



Fault Inj. in **SRAM FPGAs**

Basic

Techn

CASE



• A/DC SAR in 250 nm technology SiGe from IHP.



Introducción

Motivation

Emulation Techn

Other Uses

CASE **STUDYs**



Basic

Techn

Other

Uses

CASE

Fault Inj. in **SRAM FPGAs**

Database is automatically generated

Output /I0/net32 /Vout /I0/net32 /Vout /I0/net32 Motivation /Vout /I0/net32 Concepts /Vout Emulation /I0/net32 /Vout /I0/net32 /Vout **STUDIES**

Impact	Qc	Timp
I0_M5	5,00E-13	1,00E-08
I0_M5	5,00E-13	1,00E-08
I0_M5	5,00E-13	2,00E-08
I0_M5	5,00E-13	2,00E-08
I0_M7	5,00E-13	1.3e-08
I0_M7	5,00E-13	1.3e-08
I0_M7	5,00E-13	2.6e-08
I0_M7	5,00E-13	2.6e-08
I0_M10	2,50E-13	1,00E-08
I0_M10	2,50E-13	1,00E-08
I0_M10	2,50E-13	2.0e-08
I0_M10	2,50E-13	2.0e-08

Trec	Vmax
5.100.000	0.109233
6.400.000	0.225535
5.100.000	0.109186
6.400.000	0.225493
2.300.000	0.426629
3.600.000	0.183520
2.300.000	0.370461
3.000.000	0.147083
2.800.000	0.205726
3.900.000	0.186725
3.300.000	0.143872
4.600.000	0.231184



		_	2 H	_
111				 1
1.1				

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

- Analog Fault Injection is a new methodology of inspection of, in this case, analog circuits.
- This kind of tools predict the behavior of analog cells at topology level.
- These tools are a good assistant for designers.



Acknowledgement:

Andalusian excellence Project:

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs EDELWEISS: "Diseño de un Sistema de Comunicaciones Inalámbricas Intra-Satélite de Alta Eficiencia"

PII-TIC-7095

Secretaría General de Universidades Investigación y Tecnología. Junta de Andalucía



PROYECTO COFINANCIADO POR UNIÓN EUROPEA FONDO EUROPEO DE DESARROLLO REGIONAL (FEDER) "Una manera de hacer Europa"



Gracias

- ¿Preguntas?
- Questions?

Aguirre@gie.esi.us.es

Motivation

Basic Concepts

Emulation Techn

Other Uses

CASE STUDIES

Fault Inj. in SRAM FPGAs



• Extra slides!!





SET emulation

Motivation

FPGAs

- SET emulation based on charge injection models:
 - Current sources with double exponential dynamics*
 - Use of configurable parameters (AHDL implementation)
 - Open to alternative charge injection model improvements



REF: G. Messenger, "Collection of Charge on junction nodes from ion tracks", IEEE Transactions on nuclear science, vol.29, n° 6 Dec. 1982







Motivation

Concepts

Emulation

Basic

Techn

Other Uses

CASE

STUDIES

Fault Inj.

in **SRAM**

FPGAs





Motivation

Concepts

Emulation

Basic

Techn

Other

Uses

CASE

STUDIES

Fault Inj. in SRAM FPGAs

Remarks

- Fault Injection, regardless of the platform, is a methodology of inspection of any kind of circuits, thinking on radiation, but at design level
- It should be integrated in the design flow as a mandatory stage before fabrication.
- It is cheap and effective